## **IN THE CLAIMS:**

Please cancel claims 3, 13, 14, and 16-24. Please also amend claims 1 and 4-7, as shown in the complete list of claims that is presented below.

1. (currently amended) A method for testing signals of integrated circuits (ICs), comprising the steps of:

successively driving, by a first IC chip, a plurality of test patterns one at a time; receiving, at a second IC chip, and latching in the test patterns one by one; determining, by the second IC chip, whether a currently latched test pattern is correct;

if at least an error bit occurs in the currently latched test pattern, the second IC chip indicating that there exists noise interference in a signal trace corresponding to the error bit; and

repeating the above steps until the first IC chip finishes driving the test patterns.

patterns; and

if the currently latched test pattern is incorrect, the second IC chip adjusting a reference voltage level in accordance with the type of the corresponding test pattern to change an input threshold of the second IC chip.

2. (original) The method of claim 1 wherein the test patterns are at least divided into three types including a ground bounce type, a power bounce type and a heavy load type.

Claim 3 (cancelled).

4. (currently amended) The method of claim [[3]] 1 wherein the reference voltage level is decreased to lower the input threshold of the second IC chip if the corresponding test pattern belongs to the power bounce type.

- 5. (currently amended) The method of claim [[3]] 1 wherein the reference voltage level is increased to raise the input threshold of the second IC chip if the corresponding test pattern belongs to the ground bounce type.
- 6. (currently amended) The method of claim [[3]] 1 wherein the reference voltage level is adjusted in a unit of 0.01 volts at a time.
- 7. (currently amended) The method of claim [[3]] 1 wherein the reference voltage level is adjusted by changing an internal register setting of the second IC chip.
- 8. (original) The method of claim 1 further comprising the step of: adjusting a driving capability of a pin relative to the error bit for the first IC chip to change the pin's output timing.
- 9. (original) The method of claim 8 wherein the driving capability of the pin relative to the error bit is increased to advance the pin's output timing for the first IC chip.
- 10. (original) The method of claim 8 wherein the driving capability of the pin relative to the error bit is decreased to delay the pin's output timing for the first IC chip.
- 11. (original) The method of claim 8 wherein the output timing is changed in a unit of 150 ps at a time when adjusting the pin's driving capability for the first IC chip.
- 12. (original) The method of claim 8 wherein the output timing is adjusted by changing an internal register setting of the first IC chip.

Claims 13-24 (cancelled).